Полупроводниковые приборы в России
+7 (812) 240-88-50
+7 (812) 240-88-50
г. Санкт-Петербург, ул. Софийская 17, лит.А, помещение 3Н оф.230

CD74AC109 Texas instruments

CD74AC109
Уточнить цену
CD74AC109
Уточнить цену
СРАВНИТЬ
В СРАВНЕНИИ
Уточнить цену
The ’AC109 devices contain two independent J-K\ positive-edge-triggered flip-flops. A low level at the preset (PRE)\ or clear (CLR)\ inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE\ and CLR\ are inactive (high), data at the J and K\ inputs meeting the setup-time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the J and K\ inputs can be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding K\ and tying J high. They also can perform as D-type flip-flops if J and K\ are tied together.
  • AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage
  • Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption
  • Balanced Propagation Delays
  • ±24-mA Output Drive Current
    • Fanout to 15 F Devices
  • SCR-Latchup-Resistant CMOS Process and Circuit Design
  • Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015

Number of channels 2
Technology family AC
Supply voltage (min) (V) 1.5
Supply voltage (max) (V) 5.5
Input type LVTTL/CMOS
Output type Push-Pull
Clock frequency (MHz) 100
Supply current (max) (µA) 80
IOL (max) (mA) 24
IOH (max) (mA) -24
Features Balanced outputs, Clear, High speed (tpd 10-50ns), Positive edge triggered, Positive input clamp diode, Preset
Operating temperature range (°C) -55 to 125
Rating Catalog
CD74AC109