Полупроводниковые приборы в России
+7 (812) 240-88-50
+7 (812) 240-88-50
г. Санкт-Петербург, ул. Софийская 17, лит.А, помещение 3Н оф.230

LMK04228 Texas instruments

LMK04228
Уточнить цену
LMK04228
Уточнить цену
СРАВНИТЬ
В СРАВНЕНИИ
Уточнить цену
The LMK04228 device is the industry’s high performance clock conditioner with JEDEC JESD204B support.The 14 clock outputs from PLL2 can be configured to drive seven JESD204B converters or other logic devices using device and SYSREF clocks. SYSREF can be provided using both DC and AC coupling. Not limited to JESD204B applications, each of the 14 outputs can be individually configured as high performance outputs for traditional clocking systems. The high performance combined with features like the ability to trade off between power or performance, dual VCOs, holdover, and per-output adjustable analog and digital delay make the LMK04228 ideal for providing flexible high performance clocking trees.
  • JEDEC JESD204B Support
  • Ultra-Low RMS Jitter
    • 156 fs RMS Jitter (12 kHz to 20 MHz)
    • 245 fs RMS Jitter (100 Hz to 20 MHz)
    • –162.5 dBc/Hz Noise Floor at 245.76 MHz
  • Up to 14 Differential Device Clocks from PLL2
    • Up to 7 SYSREF Clocks
    • Maximum Clock Output Frequency: 1.25 GHz
    • LVPECL, LVDS Programmable Outputs From PLL2
  • Buffered VCXO or Crystal Output From PLL1
    • LVPECL, LVDS, 2xLVCMOS Programmable
  • Dual Loop PLLatinum™ PLL Architecture
  • PLL1
    • Up to 3 Redundant Input Clocks
      • Automatic and Manual Switch-Over Modes
      • Hitless Switching and LOS
    • Integrated Low-Noise Crystal Oscillator Circuit
    • Holdover Mode When Input Clocks are Lost
  • PLL2
    • Normalized [1 Hz] PLL Noise Floor of
      –224 dBc/Hz
    • Phase Detector Rate up to 155 MHz
    • OSCin Frequency-Doubler
    • Two Integrated Low-Noise VCOs
  • 50% Duty Cycle Output Divides, 1 to 32
    (Even and Odd)
  • Precision Digital Delay
  • 25-ps Step Analog Delay
  • Multi-Mode: Dual PLL or Single PLL
  • Industrial Temperature Range: –40°C to 85°C
  • 3.15-V to 3.45-V Operation
  • Package: 64-Pin WQFN (9.0 × 9.0 × 0.8 mm)
Function Dual-loop PLL
Number of outputs 15
RMS jitter (fs) 156
Output frequency (min) (MHz) 0.315
Output frequency (max) (MHz) 1250
Input type LVCMOS, LVDS, LVPECL
Output type LVCMOS, LVDS, LVPECL
Supply voltage (min) (V) 3.15
Supply voltage (max) (V) 3.45
Features JESD204B
Rating Catalog
Operating temperature range (°C) -40 to 85
Number of input channels 3
LMK04228